





DDR Channel B













SODIMM_A0 (TOP-Standard)




SODIMM_B0 (TOP-Reverse)



GPU PCI EXPRESS




GPU Frame Buffer Partition A/B




DGPU_GDDR5 FrameBuffer A0

M3 5010




DGPU_GDDR5 FrameBuffer A1

M5 5010




M6 5010




DGPU_GDDR5 FrameBuffer B1


M4 5010





Frame Buffer Partition A Decoupling





Frame Buffer Partition B Decoupling





GPU Frame Buffer Partition C/D

GDDR5 Mode F Mapping By GB3-256


	0.31	32.63
CMD0	CAS*	
CMD1	CKE*	
CMD2	RST*	
CMD3	RAS*	
CMD4	A1 A9	
CMD5	A0 A10	
CMD6	A17 RFU	
CMD7	AB1*	
CMD8	A6 A11	
CMD9	A7 A8	
CMD10	WE*	
CMD11	A5 BA1	
CMD12	A4 BA2	
CMD13	A2 BA0	
CMD14	A3 BA3	
CMD15	CS*	
CMD16		CAS*
CMD17		CKE*
CMD18		RST*
CMD19		RAS*
CMD20		A1 A9
CMD21		A0 A10
CMD22		A17 RFU
CMD23		AB1*
CMD24		A6 A11
CMD25		A7 A8
CMD26		WE*
CMD27		A5 BA1
CMD28		A4 BA2
CMD29		A2 BA0
CMD30		A3 BA3



M9 5010




R227, R221, C501 unstuff when N15P-GX-B




DGPU_GDDR5 FrameBuffer C1

M8 5010




R227, R221, C501 unstuff when N15P-GX-B






Frame Buffer Partition C Decoupling




GPU DECOUPLING A




GPU DECOUPLING B



DACA,Display IF




msi MICRO-STAR INT'L CO.,LTD.




Pin Name	Normal function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	PWR_VID	O	GPU Core VDD PWM control signal	
GPIO1	GC6_FB_EN	O	FB Enable for GC6 2.0	10K pull-down
GPIO2	GPU_EVENT#	I	GPU wake signal for GC6 2.0	10K pull-up to 3V3_AON
GPIO3	OC_WARN	I	Over current throttling	10K pull-up to 3V3_AON
GPIO4	3V3_MAIN_EN	O	GPU POWER Sequencing for GC6 2.0	10K pull-up to 3V3_AON
GPIO5	RESERVED			
GPIO6	PSI	O	Phase shedding	
GPIO7	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO8	HPD_F	I	Hot Plug Detect for IPFDF	
GPIO9	THERM_ALERT	I/O	Active Low Thermal Alert	10K pull-up to 3V3_AON
GPIO10	MEM_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	LCD_VCC	O	Panel Power Enable	100K pull-down
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input	100K pull-up to 3V3_AON
GPIO13	LCD_BLEN	O	Panel Backlight Enable	100K pull-down
GPIO14	HPD_A	I	Hot Plug Detect for IPFAB	
GPIO15	HPD_C	I	Hot Plug Detect for IFFC	
GPIO16	SYS_PEX_RST_MON#	I	System side PCI reset Monitor	10K pull-up to 3V3_AON
GPIO17	HPD_D	I	Hot Plug Detect for IPFD	
GPIO18	HPD_E	I	Hot Plug Detect for IPFE	
GPIO19	3dVision	O	3D Vision L/R signal	100K pull-down
GPIO20	RESERVED			
GPIO21	SLI_RASTER_SYNC	I	SLI Raster Sync	100K pull-down
GPIO22	SLI_SWAP_DRY	I	SLI Swap Ready	1K pull-up to 3V3_AON
GPIO23	GPU_PEX_RST_HOLD	O	GPU PCIE self-reset control	10K pull-up to 3V3_AON
GPIO24	MEM_VDD_CTL	O	Memory VDD VID	
GPIO25	RESERVED			
GPIO26	RESERVED			
GPIO27	HPD_B	I	Hot Plug Detect for IPFB	
OVERT	OVERT(OVERT#)	I/O	Catastrophic Over Temperature	100K pull-up to 3V3_AON



DGPU MIO & XTAL



Multi-use IO(MIO) Interface



ROM, MULTI-LEVEL STRAPS



3G/2G

PU4K99 **Hynix**
256Mx32bit
R11-4991T12-W08
X_4.99KR1%0402

PD20K **Samsung**
256Mx32bit
R11-0203T12-W08
X_20KR1%0402

PD24R9 **Micron**
256Mx32bit
R11-249AT12-W08
X_24.9R1%0402

V_TOP1 **5010**
M12-5GC4H65-H23
X_H5GC4H24AJR-T2C

V_TOP2 **5010**
M12-4132525-S02
X_K4G41325FC-HC03

V_TOP3 **5010**
M12-4032B05-E59
X_EDW4032BABG-60-F


GDDR5 Parts
5010 : M2 , M3 , M4 , M5 , M6 , M7

N16E_GS
B03-N16EG05-N08
N16E-GS-KCD-A1


N16E_GT
B03-0N16E25-N08
N16E-GT-A1

	N16E-GS 2G		N16E-GT 3G	
ROM_SI	4K99 PU	Hynix 256x32bit	4K99 PU	Hynix 256x32bit
	20K PD	Samsung 256x32bit	20K PD	Samsung 256x32bit
	24R9 PD	Micron 256x32bit	24R9 PD	Micron 256x32bit
ROM_SO	5K PD		5K PD	
ROM_SCLK	5K PD		5K PD	
STRAP0	50K PU 3V3_AON		50K PU 3V3_AON	
STRAP1	Reserved		Reserved	
STRAP2	Reserved		Reserved	
STRAP3	Reserved		Reserved	
STRAP4	Reserved		Reserved	


GPU NVVDD, FBVDDQ




DGPU GND






DGPU_Power Control



Refer Design Guide Figure 3-16



nVIDIA Power Sequence Control 3V3_NV -> NVVDD, PEX_VDD -> FBVDDQ -> DGPUPWRGD







HM170

HM170
B01-HM17005-106
HM170

CM236


CM236
B01-CM23605-106
CM236

USB			
USB 2.0	USB 3.0	Device	Note
1	1	USB 3.0 Port 1	16H7A
2	2	USB 3.0 Port 2	16H7A
3			NC
4			NC
5			NC
6		EPF021	NC
7			NC
8			NC
9			NC
10		WLAN	
11		WebCam	
12			NC
13			NC
14			NC




High Speed I/O Ports		
	HM170	C236
1	USB3.0PCIE	USB3.0PCIE
2	USB3.0PCIE	USB3.0PCIE
3	PCIE	USB3.0PCIE
4	PCIE	USB3.0PCIE
5	PCIE	PCIE
6	PCIE	PCIE
7	PCIE	PCIE
8	PCIE	PCIE
9	SATAPCIE	SATAPCIE
10	SATAPCIE	SATAPCIE
11	PCIE	PCIE
12	PCIE	PCIE
13	PCIE	SATAPCIE
14	PCIE	SATAPCIE
15	SATAPCIE	SATAPCIE
16	SATAPCIE	SATAPCIE
17	N/A	SATAPCIE
18	N/A	SATAPCIE
19	N/A	SATAPCIE
20	N/A	SATAPCIE



Flash Descriptor Security Protect
HDA_SDO Low = Enable
High = Disable




TLS Confidentiality	
SMBALERT#	0 = Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default) 1 = Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality).
eSPI or LPC	
SML0ALERT#	This signal has a weak internal pull-down(20K OHM). 0 = LPC is selected for EC. (Default) 1 = eSPI is selected for EC.
SML1ALERT# / PCHHOT# / GPP_B23	
SML1ALERT#	When used as PCHHOT#, a 150k weak board pull-up is recommended to ensure it does not override the internal pull-down strap sampling.




Supported types of Flash Memory Command: 0x03 & 0x0B & 0xBB




Disable GC6



msi MICRO-STAR INT'L CO.,LTD.	
Title	
PCH-5 (Power)	
Size	Document Number
MS-16H7	
Date:	Wednesday, July 08, 2015
Sheet	36 of 74
Rev	1.1



TPM



MICRO-STAR INT'L CO.,LTD.

Title

TPM

Size

Document Number

MS-16H7

Rev

1.1

Date:

Wednesday, July 08, 2015



Sheet

38



of

74

CPU FAN



DGPU FAN



msi

MICRO-STAR INT'L CO.,LTD.

Title

CPU FAN/DGPU FAN

Size

Document Number

MS-16H7

Rev

1.1

Date:

Wednesday, July 08, 2015


Sheet

39


of

74

Thunderbolt



Type C




N53-24M0060-J06


EMI & ESD

eDP Connector


Panel Device Logic Power




Backlight








eDP CONN



Hall Switch




Panel Power



Place Close eDP Connector




Reserve for EMI




LCD Module Pin Define

Pin No	Symbol	Description
1	WP	EEPROM Write Protect(Keep open)
2	H_GND	High Speed Ground(0V)
3	eDP_Rx_3N	Complement Signal Link Lane 3
4	eDP_Rx_3P	True Signal Link Lane 3
5	H_GND	High Speed Ground(0V)
6	eDP_Rx_2N	Complement Signal Link Lane 2
7	eDP_Rx_2P	True Signal Link Lane 2
8	H_GND	H_GND
9	eDP_Rx_1N	Complement Signal Link Lane 1
10	eDP_Rx_1P	True Signal Link Lane 1
11	H_GND	H_GND
12	eDP_Rx_0N	Complement Signal Link Lane 0
13	eDP_Rx_0P	True Signal Link Lane 0
14	H_GND	H_GND
15	eDP_AUX_CH_P	True Signal Aux Channel
16	eDP_AUX_CH_N	Complement Signal Aux Channel
17	H_GND	H_GND
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	TEST	LCD Test Port
23	LCD_GND	LCD logic and driver ground(0V)
24	LCD_GND	LCD logic and driver ground(0V)
25	LCD_GND	LCD logic and driver ground(0V)
26	LCD_GND	LCD logic and driver ground(0V)
27	eDP_HP_D	HPD signal pin
28	BL_GND	Backlight ground(0V)
29	BL_GND	Backlight ground(0V)
30	BL_GND	Backlight ground(0V)
31	BL_GND	Backlight ground(0V)
32	BL_ENABLE	Backlight enable
33	BL_PWM_DIM	System PWM signal input
34	SDA	I2C-bus Data
35	SCL	I2C-bus Clock
36	BL_PWR	Backlight power (5~21V)
37	BL_PWR	Backlight power (5~21V)
38	BL_PWR	Backlight power (5~21V)
39	BL_PWR	Backlight power (5~21V)
40	HSYNC	HSYNC output from Tcon

LED Driver IC(EPF021J)




LED Keyboard CONN



LED Keyboard Pin Define	
Pin 1	VCC_G
Pin 2	VCC_R
Pin 3	VCC_B
Pin 4	LED1_B
Pin 5	LED1_R
Pin 6	LED1_G
Pin 7	LED2_B
Pin 8	LED2_R
Pin 9	LED2_G
Pin 10	LED3_B
Pin 11	LED3_R
Pin 12	LED3_G


KBC/EC/uP (ENE9028)

Hardware Reset





RSMRST# follow DG modify to 10K



PU/PD



SW Debug (LPC)



Keyboard conn



ALLSYSPG



CardReader (RTS5249)

RTS5249 Colay RTS5227

Pin 13/15/16/22/23/24/25/26 definition are different from RTS5227

Power Trace

Pin11(3V3_IN) / Pin 12(CARD_3V3)trace fixed width is 40 mils (minimum)

Pin27(3V3aux) / Pin 13(SD_VDD2)trace fixed width is 30 mils (minimum)



Pin10(AV12) / Pin 14(DV12S) / Pin 18(DV33_18) / Pin 24(SDREG2)trace fixed width is 20 mils (minimum)

Keep the trace routing lengths is limit to 200 mils



Pin 9(RREF)trace fixed width is 12 mils (minimum)

Keep the trace routing lengths is limit to 200 mils


Via size: Pad >= 28 mils , Finished hole >= 16 mils.



Display Port



CAD_SNK Have internal Pull down 1Mohm.
HPD_SNK Have internal Pull down 150kohm.
No problem with Leakage from DP device
The DP PWR and RETURN pins of the
box-to-box connectors must support the
maximum current rating of 500mA.




Configuration pin for automatic EQ and AUX interception; Internal pull down at ~150k Ohm, 3.3V I/O.
 L: default, automatic EQ enable & AUX interception enable
 H: automatic EQ disable & AUX interception enable
 M: automatic EQ disable & AUX interception disable, no pre-emphasis, 600mVpp swing


Configuration pin for auto test and input offset cancellation, 3.3V IO, internal pull up at ~150K Ohm
H: default, auto test disable & input offset cancellation enable
L: auto test enable & input offset cancellation enable
M: auto test disable & input offset cancellation disable

Programmable input equalization levels; Internal pull down at ~150k Ohm, 3.3V I/O.
 L: default, LEQ, compensate channel loss up to 12dB @ HBR2
 H: HEQ, compensate channel loss up to 15dB @ HBR2
 M: LLEQ, compensate channel loss up to 5dB @ HBR2



EMI Close Connector




Avoid DP Leakage



HDMI Repeater




HDMI Connector





An HDMI Source shall have +5V Power signal over-current protection of no more than 0.5A.





EMI Close Connector



Audio CODEC(ALC898/ALC892)/Audio AMP(APA2031)



PIN 37 - VREFO	
ALC892	NC
ALC898	Stuff



spec not support

ADDR: CLOSE= 0x90
ADDR: OPEN = 0x92

44.48.49.50

EC_MUTE#

R174 X_10KR1%0402

R175 10KR0402

C220 C4.7u6.3X60603

R176 10KR0402

R177 20R1%0402

R178 499KR1%0402

R179 10KR0402

R180 75R0603

R181 100KR0603

R182 X_47KR1%0402

R183 100KR0603

R184 100KR0603

R185 100KR1%0402

R186 47KR1%0402

R187 C2.2u16X50603

R188 C4.7u16X50603

R189 X_47KR1%0402

R190 75R0603

R191 10KR0603

R192 10KR0603

R193 10KR0603

R194 10KR0603

R195 10KR0603

R196 10KR0603

R197 10KR0603

R198 10KR0603

R199 10KR0603

R200 10KR0603

R201 10KR0603

R202 10KR0603

R203 10KR0603

R204 10KR0603

R205 10KR0603

R206 10KR0603

R207 10KR0603

R208 10KR0603

R209 10KR0603

R210 10KR0603

R211 10KR0603

R212 10KR0603

R213 10KR0603

R214 10KR0603

R215 10KR0603

R216 10KR0603

R217 10KR0603

R218 10KR0603

R219 10KR0603

R220 10KR0603

R221 10KR0603

R222 10KR0603

R223 10KR0603

R224 10KR0603

R225 10KR0603

R226 10KR0603

R227 10KR0603

R228 10KR0603

R229 10KR0603

R230 10KR0603

R231 10KR0603

R232 10KR0603

R233 10KR0603

R234 10KR0603

R235 10KR0603

R236 10KR0603

R237 10KR0603

R238 10KR0603

R239 10KR0603

R240 10KR0603

R241 10KR0603

R242 10KR0603

R243 10KR0603

R244 10KR0603

R245 10KR0603

R246 10KR0603

R247 10KR0603

R248 10KR0603

R249 10KR0603

R250 10KR0603

R251 10KR0603

R252 10KR0603

R253 10KR0603

R254 10KR0603

R255 10KR0603

R256 10KR0603

R257 10KR0603

R258 10KR0603

R259 10KR0603

R260 10KR0603

R261 10KR0603

R262 10KR0603

R263 10KR0603

R264 10KR0603

R265 10KR0603

R266 10KR0603

R267 10KR0603

R268 10KR0603

R269 10KR0603

R270 10KR0603

R271 10KR0603

R272 10KR0603

R273 10KR0603

R274 10KR0603

R275 10KR0603

R276 10KR0603

R277 10KR0603

R278 10KR0603

R279 10KR0603

R280 10KR0603

R281 10KR0603

R282 10KR0603

R283 10KR0603

R284 10KR0603

R285 10KR0603

R286 10KR0603

R287 10KR0603

R288 10KR0603

R289 10KR0603

R290 10KR0603

R291 10KR0603

R292 10KR0603

R293 10KR0603

R294 10KR0603

R295 10KR0603

R296 10KR0603

R297 10KR0603

R298 10KR0603

R299 10KR0603

R300 10KR0603

R301 10KR0603

R302 10KR0603

R303 10KR0603

R304 10KR0603

R305 10KR0603

R306 10KR0603

R307 10KR0603

R308 10KR0603

R309 10KR0603

R310 10KR0603

R311 10KR0603

R312 10KR0603

R313 10KR0603

R314 10KR0603

R315 10KR0603

R316 10KR0603

R317 10KR0603

R318 10KR0603

R319 10KR0603

R320 10KR0603

R321 10KR0603

R322 10KR0603

R323 10KR0603

R324 10KR0603

R325 10KR0603

R326 10KR0603

R327 10KR0603

R328 10KR0603

R329 10KR0603

R330 10KR0603

R331 10KR0603

R332 10KR0603

R333 10KR0603

R334 10KR0603

R335 10KR0603

R336 10KR0603

R337 10KR0603

R338 10KR0603

R339 10KR0603

R340 10KR0603

R341 10KR0603

R342 10KR0603

R343 10KR0603

R344 10KR0603

R345 10KR0603

R346 10KR0603

R347 10KR0603

R348 10KR0603

R349 10KR0603

R350 10KR0603

R351 10KR0603

R352 10KR0603

R353 10KR0603

R354 10KR0603

R355 10KR0603

R356 10KR0603

R357 10KR0603

R358 10KR0603

R359 10KR0603

R360 10KR0603

R361 10KR0603

R362 10KR0603

R363 10KR0603

R364 10KR0603

R365 10KR0603

R366 10KR0603

R367 10KR0603

R368 10KR0603

R369 10KR0603

R370 10KR0603

R371 10KR0603

R372 10KR0603

R373 10KR0603

R374 10KR0603

R375 10KR0603

R376 10KR0603

R377 10KR0603

R378 10KR0603

R379 10KR0603

R380 10KR0603

R381 10KR0603

R382 10KR0603

R383 10KR0603

R384 10KR0603

R385 10KR0603

R386 10KR0603

R387 10KR0603

R388 10KR0603

R389 10KR0603

R390 10KR0603

R391 10KR0603

R392 10KR0603


R393 10KR0603

R394 10KR0603

R395 10KR0603


R396 10KR0603

R3


		MICRO-STAR INT'L CO.,LTD.	
Title			
Audio DAC/Headphone Driver			
Size	Document Number	Rev	
	MS-16H7	1.1	
Date:	Wednesday, July 08, 2015	Sheet	49 of 74

BTB CONN


To 16H7A(Audio CONN/USB3.0)




ESD



EMI




To 16H7B(LED Board)




Same Side


EMI





S3 Breath S0 No active



To 16H7C (Power Board)



GIGA LAN(BFN2400/AR8161)








L05-0200280-A91


MSI

ODM


N_90_GSMS1
L05-0200280-A91
N-90-GSMS1
GST5009_V
L05-0200150-B09
GST5009-V LF



HDD (With Repeater)




BTB Connector




TI SN75LVCP601RTJR HW Setting


DE1/DE2	CH1/CH2De-Emphasis dB (at 6Gbps)	DQ1/DQ2	CH1/CH2De-Emphasis dB (at 6Gbps)
NC (default)	-4	NC (default)	0
0	0	0	7
1	-2	1	14

DEW1/DEW2	Device Function --> De Width for CH1/CH2
0	De-emphasis Pulse duration, short(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)
1(default)	De-emphasis Pulse duration, long(recommended setting when linkoperates at SATA 1.5/3/6 Gbps)






WLAN




EMI




Pin 1	GND	Pin 2	3.3V
Pin 3	USB_D+	Pin 4	3.3V
Pin 5	USB_D-	Pin 6	LED1#
Pin 7	GND	Pin 8	Module Key
Pin 9	Module Key	Pin 10	Module Key
Pin 11	Module Key	Pin 12	Module Key
Pin 13	Module Key	Pin 14	Module Key
Pin 15	Module Key	Pin 16	LED2#
Pin 17	N/C	Pin 18	GND
Pin 19	N/C	Pin 20	N/C
Pin 21	N/C	Pin 22	N/C
Pin 23	N/C	Pin 24	Module Key
Pin 25	Module Key	Pin 26	Module Key
Pin 27	Module Key	Pin 28	Module Key
Pin 29	Module Key	Pin 30	Module Key
Pin 31	Module Key	Pin 32	N/C
Pin 33	GND	Pin 34	N/C
Pin 35	PERP0	Pin 36	N/C
Pin 37	PERN0	Pin 38	Click Reset (I 3.3V)
Pin 39	GND	Pin 40	N/C
Pin 41	PETP0	Pin 42	N/C
Pin 43	PETN0	Pin 44	N/C
Pin 45	GND	Pin 46	N/C
Pin 47	REFCLKP0	Pin 48	N/C
Pin 49	REFCLKN0	Pin 50	N/C (SUSCLK (32kHz) for DSx)
Pin 51	GND	Pin 52	PERST0#
Pin 53	CLKREQ0#	Pin 54	BT_EN (W_DISABLE2#)
Pin 55	PEWAKE0#	Pin 56	WLAN_EN (W_DISABLE2#)
Pin 57	GND	Pin 58	N/C
Pin 59	N/C	Pin 60	N/C
Pin 61	N/C	Pin 62	N/C
Pin 63	GND	Pin 64	Resever
Pin 65	N/C	Pin 66	N/C
Pin 67	N/C	Pin 68	N/C
Pin 69	GND	Pin 70	N/C
Pin 71	N/C	Pin 72	3.3V
Pin 73	N/C	Pin 74	3.3V
Pin 75	GND		


CAMERA




Click Pad



Battery Select




System Power




+2.5V_MEM

OCP 4.2A
MAX 1A



+1.0VSUS




DGPU POWER NVVDD

DGPU POWER / UP1642PQAG

CONFIG B
VBoot:0.9V
Vmin:0.6V / Vmax:1.2V


EDP-Peak 130A
EDP-MAX 69A
EDP-Con 65A





0B Change to X7R/1206
1.0 Change to X5R/1206 high

0B Change to X7R/1206

CPU Power IC (ISL95855)






EMI/ Impedence

Impedence Connector No PN


40 ohm




45 ohm




50 ohm



80 ohm




85 ohm





88 ohm




90 ohm




100 ohm




EMI



CPU/GPU Holes



EMI



RUBBER1

E2Y-6H20713-Y40
RUBBER

BRACKET1

307-6H20111-C22
CPU_BRACKET

RUBBER2

E2Y-6H21312-Y40
RUBBER

BRACKET2

307-6H20111-C22
CPU_BRACKET


RUBBER3

E2Y-6H21312-Y40
RUBBER









BRACKET3

307-6H20211-C22
GPU_BRACKET

M1
X_H_R197D118_PT_V3
H_R197D118_PT_V3




M8
X_H_R197D118_PT_V3
H_R197D118_PT_V3



SSD Stand off


SSD 1

MH2
H_R220D146_PTB
E2B-16H2020




SSD 2


MH1
H_R220D146_PTB
E2B-16H2020



MH4
H_R197D91
X_ME_SCREW HOLE



MH3
NPTH157
X_NPTH157



UME1

HDMI
Lable

HDMI ROYALTY

Y01-RHDMI03-000


UME2

BIOS
Lable

BIOS_LABEL

G51-LA01678-A09

PCB1



PF0-16H7111-H73

PF0-16H7111-H73

Hannstar: PF0-16H7111-H73
TRIPOD: PF0-16H7111-T53

msi

MICRO-STAR INT'L CO.,LTD.

Title

Screw/ME

Size

Document Number

MS-16H7

Rev


1.1

Date: Wednesday, July 08, 2015


Sheet 65 of 74

16H7-A Board (Audio CONN)


BTB Connector From MB CONN Pin Current Capability : 0.5A/Pin



FRONT OUT




MIC IN




AMP

For APA2031


Av	GAIN0	GAIN1
6dB	0	0
10dB	0	1
15.6dB	1	0
21.6dB	1	1
4.3dB	X	X



SPDIF Power




EMI



Change to Cap


Change to Cap

BACK SPK CONN




[A] USB3.0 CNT-2/-3


USB3.0 CNT-2 USB3.0 Port-2
USB2.0 Port-2




USB Power




ESD






USB3.0 CNT-1 USB3.0 Port-1
USB2.0 Port-1



USB Power



ESD



PF0-16H7A11-H73
PF0-16H7A11-H73

Hannstar: PF0-16H7A11-H73
TRIPOD: PF0-16H7A11-T53


MYLARA1	MYLARA2
E2P-6H22812-G40	E2P-6H22311-G40
MYLAR	MYLAR

msi MICRO-STAR INT'L CO.,LTD.	
Title [A] USB3.0 CNT-3/-4	
Size	Document Number MS-16H7
Date: Wednesday, July 08, 2015	Rev 1.1
Sheet 67	of 74

16H7-B Board (LED Board)

LED

BLUE
(HDD)




BLUE
(BT)



BLUE
(WLAN)




ORANGE
(BATLOW)




BLUE
(CHARGE)




BLUE
(CAP)



BLUE
(NUM)







BLUE
(ACPI)



Connector

+5VALW_B
+5VRUN_B
+5VSUS_B

Same Side




PCBB1

PF0-16H7B11-H73

Hannstar: PF0-16H7B11-H73

TRIPOD: PF0-16H7B11-T53




msi

MICRO-STAR INT'L CO.,LTD.


Title		
LED Board		
Size	Document Number	Rev
	MS-16H7	1.1
Date:	Wednesday, July 08, 2015	Sheet 68 of 74

16H7-C Board (Power SW Board)


Power Switch






Diff Side Connector




DGPU Logic




Power LED




		MICRO-STAR INT'L CO.,LTD.	
Title			
Power SW Board			
Size	Document Number		Rev
	MS-16H7		1.1
Date:	Wednesday, July 08, 2015	Sheet	69 of 74

MS-16H7 DGPU POWER SEQUENCE


GC6 2.0 ENTRY SEQUENCE



GPU POWER ON SEQUENCE



GC6 2.0 EXIT SEQUENCE



NOTES:

1. The ramp time for any rail must be more than 40 us and is recommended to be less than 2ms.
2. The ramp up overshoot should not exceed the silicon reliability limit voltage.
3. A VDD33 must ramp up to 90% before NVVDD and PEX_VDD in sequence can ramping up. NVVDD must ramp up to 90% before FBVDD/Q in sequence can ramping up.
3. No signal should be applied to the GPU before the power rails are fully ramped.
4. Refer to JEDEC Memory Specification for memory related power sequencing.


GC6 2.0 TIMING

	Min	Max	Unit	Description
T0	0.001	N/A	mS	GPU_EVENT# assertion
T1	0.04	4	mS	3V3_MAIN_EN assertion to all power rails up and stable

NOTES:


1. ALL RailPGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
2. During GC6 exit, the order of power rail ramp-up must follow the Power up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
3. All delays should be minimized to increase time spent in GC6 for maximum power saving.
4. The entire entry and exit sequence must complete within 200 ms.

MS-16H7 Power On Block Diagram




Power On Sequence

G3 -> S0



Power Down Sequence

S0 -> G3



History

1.0: 2015/5/18

- 01. P55 DEL PC148
ADD PR264
- 02 P40 ADD R526
ADD R527
ADD R528
ADD R529
- 03 P41 DEL ESD3
DEL ESD4
DEL ESD5
ADD D4~D18

2015/5/22

- 01. P56 R220 to +3VSUS
R219 to +3VSUS

2015/5/25

- 01. P58 ADD U45
ADD R532
ADD C606
- 02. P63 ADD U44
ADD C604
- 03. P49 U1 PIN29 to GND
- 04. P58 ADD D19
- 05. P63 ADD D20

2015/5/25

- 01. P64 ADD EC64~EC68
ADD EC69~EC72

1.1: 2015/6/26


- 01. P31 ADD PR265
ADD PQ49
- 02 P40 ADD C916
ADD C917
ADD C918
ADD C919
- 03 P49 C183 0402---->0603
C184 0402---->0603
C186 0402---->0603
C189 0402---->0603
- 04 P55 PC132 0805---->1206
- 05 P64 ADD EC73~EC80

2015/7/2

- 01. P10 SOCKET2
DDR4_SODIMM260P_H4_2---->DDR4_SODIMM260P_H4_5
- 02 P44 ADD R271

2015/7/3

- 01. P41 ADD R530
ADD R531
ADD R533
DEL TPJNC50

		MICRO-STAR INT'L CO.,LTD.	
Title			
History			
Size	Document Number		Rev
	MS-16H7		1.1
Date:	Wednesday, July 08, 2015	Sheet	74 of 74